
2002 Microchip Technology Inc.
DS41120B-page 125
PIC16C717/770/771
FIGURE 12-6:
TIME-OUT SEQUENCE ON POWER-UP (MCLR TIED TO VDD)
P1DEL
0000 0000
uuuu uuuu
REFCON
0000 ----
uuuu ----
LVDCON
--00 0101
--uu uuuu
ANSEL
--11 1111
--uu uuuu
ADRESL
xxxx xxxx
uuuu uuuu
ADCON1
0000 0000
uuuu uuuu
PMDATL
xxxx xxxx
uuuu uuuu
PMADRL
xxxx xxxx
uuuu uuuu
PMDATH
--xx xxxx
--uu uuuu
PMADRH
---- xxxx
---- uuuu
PMCON1
1--- ---0
TABLE 12-6:
INITIALIZATION CONDITIONS FOR ALL REGISTERS (CONTINUED)
Register
Power-on Reset or
Brown-out Reset
MCLR Reset or
WDT Reset
Wake-up via WDT or
Interrupt
Legend: u = unchanged,
x
= unknown,
-
= unimplemented bit, read as ’0’, q = value depends on condition
Note 1: When the wake-up is due to an interrupt and the GIE bit is set, the PC is loaded with the interrupt vector
(0004h).
2: See Table 12-5 for RESET value for specific condition.
TPWRT
TOST
VDD
MCLR
INTERNAL POR
PWRT TIME-OUT
OST TIME-OUT
INTERNAL RESET